Development of a 1 GS/s high-resolution transient recorder by Bartknecht, S et al.
Development of a 1 GS/s high-resolution transient recorder 
S. Bartknecht, H. Fischer, F. Herrmann, K. Königsmann, 
L. Lauser, C. Schill, S. Schopferer, H. Wollny 
 






With present-day detectors in high energy physics one is 
often faced with short analog pulses of a few nanoseconds 
length which may cover large dynamic ranges. In many 
experiments both amplitude and timing information have to 
be measured with high accuracy. Additionally, the data rate 
per readout channel can reach several MHz, which makes 
high demands on the separation of pile-up pulses.  
For such applications we have built the GANDALF 
transient recorder with a resolution of 12bit@1GS/s and an 
analog bandwidth of 500 MHz. Signals are digitized and 
processed by fast algorithms to extract pulse arrival times and 
amplitudes in real-time and to generate experiment trigger 
signals. With up to 16 analog channels, deep memories and a 
high data rate interface, this 6U-VME64x/VXS module is not 
only a dead-time free digitization unit but also has huge 
numerical capabilities provided by the implementation of a 
Virtex5-SXT FPGA. Fast algorithms implemented in the 
FPGA may be used to disentangle possible pile-up pulses and 
determine timing information from sampled pulse shapes with 
a time resolution in the picosecond range. 
Recently the application spectrum has been extended by 
implementing a 128-channel time-to-digital converter inside 
the FPGA and an appropriate input mezzanine card. 
I. INTRODUCTION 
The COmmon Muon and Proton Apparatus for Structure 
and Spectroscopy (COMPASS) at the CERN SPS [1] is a 
state-of-the-art two stage magnetic spectrometer [2] with a 
flexible setup to allow for a rich variety of physics programs 
to be performed with secondary muon or hadron beams. 
Common to all measurements is the requirement for highest 
beam intensity and interaction rates with the needs of a high 
readout speed. Recently interest has been expressed for 
pursuing a dedicated measurement of Generalized Parton 
Distributions (GPD) [3]. For these measurements the existing 
COMPASS spectrometer will be extended by a new 2.4 m 
long liquid hydrogen target, which will be surrounded by a 
new recoil detector based on scintillating counters. The 
background induced by the passage of the beam through the 
target will yield rates of the order of a few MHz in the recoil 
detector counters. This imposes great demands on the 
digitization units and on a hardware trigger based on the 
recoil particle. For this purpose we have developed within the 
GANDALF framework [4] a modular high speed and high 
resolution transient recorder system. 
II. THE GANDALF FRAMEWORK 
GANDALF (Fig. 1) is a 6U-VME64x/VXS carrier board 
which can host two mezzanine cards. It has been designed to 
cope with a variety of readout tasks in high energy and 
nuclear physics experiments. Two exchangeable mezzanine 
cards allow an employment of the system in very different 
applications such as analog-to-digital or time-to-digital 
conversions, coincidence matrix formation, fast pattern 
recognition or fast trigger generation. A schematic overview 
of the carrier board as transient recorder is provided in Figure 
2. The heart of the board is a VIRTEX5-SXT FPGA which is 
connected to the mezzanine cards by several single ended and 
more than 110 differential signal interconnections. The data 
processing FPGA can perform complex calculations on data 
which have been sampled on the mezzanine cards.  
 
 
Figure 1: Picture of the GANDALF carrier board equipped with two 
ADC mezzanine cards. The center mezzanine card hosts an optical 
receiver for the COMPASS trigger and clock distribution system. 
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Figure 2: Block diagram of GANDALF as a transient recorder. 
Fast and deep memory extensions of 144-Mbit QDRII+ 
and 4-Gbit DDR2 RAM are connected to a second Virtex5 
FPGA. Both FPGAs are linked to each other by eight 
bidirectional high-speed Aurora lanes. 
Connected to the VXS backplane GANDALF has 16 high-
speed lanes for data transfer to a central VXS module, where 
the lanes of up to 18 GANDALF modules merge. This 
connection can be used for continuous transmission of the 
amplitudes and the time stamps from sampled signals to the 
VXS trigger processor, which then forms an input to the 
experiment-wide first-level trigger based on the energy loss 
and the time-of-flight in the recoil detector. 
A dead-time free data output can either be realized by 
dedicated backplane link cards connected to each GANDALF 
P2-connector, i.e. following the 160 MByte/s SLink [5] or 
Ethernet protocol, or by the VME64x bus in block read mode 
[6] or by USB2.0 from the front panel. 
III. ANALOG-TO-DIGITAL CONVERTER 
Two models of analog-to-digital converters (ADC) can be 
used with the GANDALF board, depending on the desired 
resolution. With the Texas Instruments models ADS5463 
(12bit@500MS/s) and ADS5474 (14bit@400MS/s) we chose 
two of the fastest pipelined high resolution ADC chips that 
are currently available. Their low latency of only 3.5 clock 
cycles gives valuable time for the signal processing and the 
following trigger generation with its tight timing constraints 
defined by existent readout electronics. 
The DC-coupled analog input circuit uses the differential 
amplifier LMH6552 from National Semiconductor and has a 
bandwidth of 500 MHz. It adapts the incoming single ended 
signal (e.g. from a PMT) to the dynamic range of the ADC 
while the baseline of each channel can be adjusted 
individually by 16-bit digital-to-analog converters (Fig. 3). 
Two adjacent channels can be interleaved to achieve an 
effective sampling rate of 1GS/s (800 MS/s with the 
ADS5474) at the cost of the number of channels per 
mezzanine card. In this time-interleaved mode the second 
ADC receives a sampling clock which is phase-shifted by 180 
degree and the input signal is passively split to both channels. 
Thus the signal is sampled alternately by two ADCs. 
 
Figure 3: Schematic of the DC-coupled analog input circuit. 
For each channel UOffset can be set by 16-bit DACs. 
On each ADC mezzanine card the high frequency 
sampling clock is generated by a digital clock synthesizer chip 
SI5326 from Silicon Labs, which comprises an integrated 
PLL consisting of an oscillator, a digital phase detector and a 
programmable loop filter. The experiment-wide 155.52-MHz 
clock, distributed by the COMPASS trigger and clock 
distribution system (TCS), is used as reference. Particular 
attention has been paid to the design of the clock filter 
networks and the board layout to reach a time interval error 
smaller than 730 fs (Fig. 4) [7], which is essential for high 
bandwidth sampling applications. 
 
 
Figure 4: Time interval error of the sampling clock. 
IV. TESTS AND SIMULATION 
In experimental tests performed with a high precision 
function waveform generator (AFG-3252) and a selection of 
narrow band pass filters connected directly to the analog input 
we achieved an effective resolution on sample measurements 
of above 10.1 ENOB (ADS5463) and 10.6 ENOB (ADS5474) 
over an input frequency range up to 240 MHz. The result of 
these measurements is shown in Fig. 5 as a function of the 
frequency of the input analog signal and is expressed in dB as 
well as ENOB (effective number of bits). From a sampled 
pulse the FPGA can calculate the time of its occurrence using 
DSP-optimized numerical algorithms. With our knowledge of 
the sampling resolution extensive simulations aimed at the 
time resolution were performed. Different algorithms were 
tested and optimized [8]. The resolution on the time extracted 
from a pulse with different amplitudes and ~3 ns rise time, as 
expected from our detector, is shown in Figure 6. 
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Figure 5: Signal-to-noise ratio (full-scale) and effective resolution of 
the 12-bit and 14-bit digitization units. Values from the ADC 
datasheets are given for comparison. 
 
 
Figure 6: With our 12-bit, 1GS/s sampling ADC module a timing 
resolution of 17 ps can be achieved for pulses exceeding 10% of the 
dynamic range of the input signals. 
V. CONCLUSION AND OUTLOOK 
A low cost VME64x system aimed at digitizing and 
processing detector signals has been designed and 
implemented to our full satisfaction. The design is modular, 
consisting of a carrier board on which two mezzanine boards 
with either analog or digital inputs can be plugged. The ADC 
mezzanine cards have been characterized and show excellent 
performance over a wide input frequency range. Recently an 
additional type of mezzanine card with 64 digital inputs has 
been designed, which accepts LVDS and LVPECL signals 
over a VHDCI connector. An optional high-speed serial VXS 
backplane offers inter-module communication for 
sophisticated trigger processing possibly using a large number 
of detector channels. 
The GANDALF transient recorder has been installed at 
the COMPASS experiment during a two-week DVCS pilot 
run in September 2009. Extensive data have been recorded in 
order to verify the performance of the hardware and the signal 
processing algorithms. 
In a forthcoming paper we will describe the realization of 
GANDALF as a 128-channel time-to-digital converter 
module with 100 ps digitization units, comparable to the F1-
TDC chip [9]. The TDC design is implemented inside the 
main FPGA which can host 128 channels of 500-MHz scalers 
at the same time. 
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